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ABSTRACT
Recurrent Neural Networks (RNNs) are an important class
of neural networks designed to retain and incorporate context
into current decisions. RNNs are particularly well suited for
machine learning problems in which context is important,
such as speech recognition or language translation.
This work presents RNNFast, a hardware accelerator for
RNNs that leverages an emerging class of non-volatile mem-
ory called domain-wall memory (DWM). We show that DWM
is very well suited for RNN acceleration due to its very high
density and low read/write energy. At the same time, the se-
quential nature of input/weight processing of RNNs mitigates
one of the downsides of DWM, which is the linear (rather
than constant) data access time.
RNNFast is very efficient and highly scalable, with flexible
mapping of logical neurons to RNN hardware blocks. The
basic hardware primitive, the RNN processing element (PE)
includes custom DWM-based multiplication, sigmoid and
tanh units for high density and low-energy. The accelerator is
designed to minimize data movement by closely interleaving
DWM storage and computation. We compare our design with
a state-of-the-art GPGPU and find 21.8× better performance
with 70× lower energy.
1. INTRODUCTION
Deep learning is transforming the way we approach ev-
eryday computing. From speech recognition that empowers
today’s digital assistants to business intelligence applications
fueled by the analysis of social media postings, processing
information in a way that preserves the correct context is
crucial. For instance, the sentences “white blood cells de-
stroying an infection” and “an infection destroying white
blood cells” have very different meanings even though they
contain the same words. Traditional machine learning de-
signs such as Convolutional Neural Networks (CNNs) do not
consider context and are therefore not well suited for solving
such problems.
Recurrent Neural Networks (RNNs) are a powerful class of
networks designed to consider context by retaining and using
information from previously processed inputs. RNNs are
used across a wide range of applications that include speech
recognition for digital assistants such as Siri and Google
Now, sentiment analysis for classifying social media postings,
and language translation. The popularity of RNN networks
in production applications was highlighted by Google in a
recent paper [1], which reports that RNN workloads represent
almost 30% of the workloads on Google’s TPU datacenters.
This is in contrast to only 5% for CNN workloads.
However, RNN workloads are computationally intensive
because they store a partial history of the output sequence
and perform computations on that history along with the
current input. As a result, RNNs require both vast amounts
of storage and increased processing power. For example,
the RNN neuron requires 8× the number of weights and
multiply-accumulate (MAC) operations of a typical CNN cell.
RNN networks are also generally quite large. For instance,
Amodei et al. [2] developed a network for performing speech
recognition that utilized seven recurrent layers and a total of
35 million parameters. At this scale, RNNs with large input
sets are susceptible to memory bottlenecks when running on
existing accelerators such as GPUs [3].
To address these challenges, prior work has proposed
FPGA-based accelerators for RNNs [3, 4, 5]. While effec-
tive, these designs are still expected to be almost an order
of magnitude less efficient than ASIC implementations [6].
In addition, the fundamentally different design of the RNN
cell makes previously proposed custom CNN accelerators
[7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22] not
directly applicable to RNN workloads.
This paper presents RNNFast, a hardware accelerator for
RNN networks. RNNFast leverages domain-wall memory
(DWM), an emerging non-volatile memory technology, to
provide high density on-chip storage as well as energy ef-
ficient computation. DWM [23, 24, 25, 26, 27, 28, 29] is a
magnetic spin-based memory technology, which stores infor-
mation by setting the spin orientation of so-called magnetic
domains in a ferromagnetic wire. Multiple magnetic domains
can occupy a single wire (referred to as “racetrack”) allowing
up to 64 bits to be represented.
DWM has many attractive characteristics. It has read/write
latencies that are close to SRAM and write performance
and energy that are substantially lower than STT-RAM and
other non-volatile memories [30]. Perhaps more importantly,
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DWM is expected to have 30× higher density than SRAM
and 10× higher than DRAM or STT-RAM. The technology
would therefore allow dramatically higher storage capacity in
the same chip area. While the technology is still in the early
stages of development, prototypes have yielded encouraging
results [31]. We show that DWM is very well suited for RNN
acceleration due to its very high density, linear access pattern,
and low read/write energy.
The RNNFast architecture is modular and highly scalable
forgoing the need for long communication buses despite the
high output fanout of typical RNN networks. RNNFast allows
flexible mapping of logic neurons to RNN hardware blocks.
The accelerator is designed to minimize data movement by
closely interleaving DWM storage and computation. The
basic hardware primitive, the RNN processing element (PE)
includes custom DWM-based multiplication and custom non-
linear functional units for high performance and low-energy.
RNNFast also includes an error mitigation mechanism for
position errors, expected to be relatively common in DWM.
The error mitigation is tailored to the RNNFast data access
pattern to minimize overhead. We compare RNNFast with
a state-of-the art NVIDIA P100 GPGPU and find RNNFast
improves performance by 21.8× while reducing energy 70×.
We also compare with two alternative RNNFast designs. 1)
a CMOS-based RNNFast design in which both memories and
logic use traditional CMOS. We find the RNNFast design to
be up to 2×more energy efficient that the CMOS version, in a
much smaller chip area. 2) a design that replaces the multiply
and accumulate units with a memristor-based implementation
that uses an analog dot-product engine, a state-of-the-art
design that has been shown to be very efficient for CNNs
[17, 32]. RNNFast shows better performance, energy and
area than memristor-based design. Qualitative comparisons
with FPGA-based RNN accelerators and Google’s TPU also
indicate RNNFast has better performance and lower energy.
This paper makes the following main contributions:
• Presents RNNFast, the first DWM-based custom ac-
celerator for LSTM recurrent neural networks and its
variants.
• Introduces novel DWM-based designs for efficient NN
hardware including sigmoid, and tanh units.
• Implements an efficient error mitigation solution for
DWM overshift errors.
• Presents a new efficient and scalable interconnection
mechanism based on racetrack chains.
• Demonstrates that DWM is very well suited for efficient
acceleration of recurrent neural networks.
The rest of this paper is organized as follows: Section
2 provides background information. Section 3 details the
design and implementation of RNNFast. Section 4 presents
the error mitigation aspects of the design. Sections 5 and 6
describe the evaluation. Section 7 discusses related work and
Section 8 concludes.
2. BACKGROUND
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Figure 1: (a) 3-layer RNN with 3 LSTM cells/layer, (b) LSTM cell, (c) an
LSTM cell unrolled over time
2.1 The Long Short-Term Memory Cell
Most recurrent neural networks make use of special "neu-
rons" called Long Short-Term Memory (LSTM) cells [33,34].
LSTMs are designed to process and remember prior inputs
and factor them into their outputs over time. Figure 1 shows
an example of a very simple 3-layer RNN with 3 LSTM
cells/layer. The output of each layer is a vector that is sup-
plied as the input to the following layer. In addition to those
inputs, a feedback loop takes the output vector of each layer
and feeds it back as an additional input to each LSTM neuron.
An illustration of the inputs and outputs of a single LSTM
cell C unrolled over time is shown in Figure 1(c). An input
x0 into neuron C at time step t = 0, will generate an output h0
that is propagated downstream to the next layer. In addition,
h0 is saved within the neuron’s memory cell for use in the
next time step. At time step t = 1, the same neuron C will
process input x1, but also use the previously stored output h0
to generate the new output h1.
A detailed look inside the LSTM neuron (Figure 1(b)) re-
veals a significantly more complex operation compared to
CNN neurons. The strength of the LSTM lies in the way it
regulates the fraction of information it recalls from its em-
bedded memory and the fraction of input it processes for
generating outputs over time. In other words, the LSTM cell
progressively memorizes and forgets contextual information
as it processes more inputs. This is achieved through spe-
cial gates that are controlled through a set of mathematical
functions [35] governed by equations (1) – (5).
it = σ(Wxixt +Whiht−1 +bi) (1)
ft = σ(Wx f xt +Wh f ht−1 +b f ) (2)
ot = σ(Wxoxt +Whoht−1 +bo) (3)
ct = ft  ct−1 + it  tanh(Wxcxt +Whcht−1 +bc) (4)
ht = ot  tanh(ct) (5)
The input gate it receives the input to be written into a neu-
ron’s memory cell at time step t. The forget gate ft controls
what information should be erased from a neuron’s memory
cell at time step t. The cell ct represents the content of the
neuron’s memory cell. The output gate ot controls the amount
2
Write 
current ‘1’
Write 
current ‘0’
Read 
current
shift 
current
shift 
current
Read/Write Port Read Port Write Port
Ferromagnetic wire
Fixed 
layer
Free 
layer
Domain 
wall
Domain
Read 
current
Write 
current ‘0’
Write 
current ‘1’
Figure 2: DWM device structure.
of information read from the neuron’s cell and how much
of it contributes to the output. The output ht represents the
output of the cell to the next layer at time step t. This output
is also fed back into the input gate it+1 of same LSTM cell
at time step t +1. The W s and bs represent the weights and
biases respectively.
Because of the complex design, LSTM cells require sub-
stantially more storage and computation relative to their CNN
counterparts. Moreover, RNN networks are also generally
fully-connected, further increasing the data movement over-
head.
2.2 Domain-wall Memory
Domain wall (a.k.a. racetrack) memory was first proposed
by Parkin et al. [23] from IBM in 2008. In 2011, Annun-
ziata et al. [31] demonstrated the first 200mm DWM wafer,
fabricated with IBM 90nm CMOS technology. Each die con-
tained 256 racetrack cells, proving the feasibility of DWM
fabrication. A large body of research has since sought to
improve and optimize the technology at device and circuit
levels [36, 37, 38, 39, 40, 41, 42] and find solutions to improve
its reliability [43].
Domain wall (racetrack) memory represents information
using the spin orientation of magnetic domains in a ferromag-
netic wire, as shown in Figure 2. Each of these domains can
be independently set to an up-spin or down-spin to represent
the value of a single bit. Since multiple magnetic domains
can reside on a single wire, multiple bits (32-64) of data
can be packed in a single DWM device, resulting in a very
high density. Three basic operations can be performed on
a DWM device: read, write and shift. A magnetic tunnel
junction (MTJ) [44, 45] structure is used to read data from
the DWM cell (read port in Figure 2). In a DWM device,
all the magnetic domains share a single read MTJ (generally
referred-to as a read head or port). The bit to be read needs
to be aligned with the MTJ before it can be accessed. This is
accomplished using a property that is unique to DWM, called
domain wall motion, which refers to the shifting of magnetic
domains down the ferromagnetic wire. When a current pulse
of a suitable magnitude is applied through the ferromagnetic
wire, the magnetic spins of all domains “move” across the
wire in a direction opposite to the direction of current. The
number of bit positions in a shift motion is controlled by
the duration of the shift current. Additional blank domains
are included at the ends of each racetrack to allow all data
domains to be shifted to the read head without data loss at
the ends of the wire [46].
Writing into DWM is also fast and energy efficient due to
recently developed [41] "shift-based writes" as demonstrated
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Figure 3: RNNFast architecture overview at chip level.
in Fig. 2(write port). The design of the write head consists
of a ferromagnetic wire with two fixed domains that straddle
a free domain at an arbitrary location on the racetrack. One
of the fixed domains is hardwired to up-spin and the other
to down-spin at fabrication. The spin of either of the fixed
domains can be shifted into the free domain through the
domain motion process by applying a current pulse in the
appropriate direction. The latency and energy of shift-based
writes are equivalent to those of simple shifts.
The main challenge of racetrack memory is the access la-
tency to data stored in a DWM tape which is variable depend-
ing upon the number of shifts required to align the accessed
bit with the read or write heads. RNNFast mitigates this dis-
advantage by optimizing data placement for sequential access
such that most accesses only require a single shift.
2.2.1 Reliability Issues
DWM technology also presents reliability challenges in-
cluding possible misalignment of the data domains leading
to erroneous reads and/or writes [43, 47]. Prior work [43]
has classified DWM errors in two main types: "stop-in-the-
middle" and "out-of-step" errors. The first class of errors is
caused when data domains are not aligned with the read/write
heads, leading to invalid accesses. The second class of er-
rors is caused when the incorrect domain is aligned with the
read/write head which causes the wrong bit in the track to be
accessed. The errors are generally caused by variability in
the magnitude or duration of the current pulse applied during
the domain shift operation. Zhang et al. [43] has developed
a technique for eliminating "stop-in-the-middle" errors that
relies on the application of a short subthreshold shift current
to nudge the misaligned domain back into alignment. They
also demonstrate that the subthreshold pulse is small enough
that it cannot misalign a correctly aligned domain. As a
result, sub-threshold shifts can virtually eliminate "stop-in-
the-middle" errors, at the cost of increasing the number of
"out-of-step" errors.
While subthreshold shifts can be applied in both directions,
we choose to apply them in the shift direction. As a result, all
"out-of-step" errors will be converted into overshift errors by
1 or more positions in the shift direction. For a single-position
shift, which represents virtually all shifts in RNNFast, the
probability of single-bit overshift is on the order of 10−5 [43],
which is quite high. However, the probability of multibit
overshift is about 10−21, which is negligible. As a result, RN-
NFast implements mitigation for single-bit overshift errors.
3. RNNFAST ARCHITECTURE
3
RNNFast is a custom architecture that leverages domain
wall memory for accelerating recurrent neural networks. Fig-
ure 3 shows an overview of the design. At a high level the
RNNFast chip consists of Global Memory, a Computational
Memory array, Configuration Memory and I/O interface. The
Global Memory is a dense memory block implemented using
DWM. This is the main memory of the accelerator and is used
to store input data. The Computational Memory is the main
compute engine of RNNFast and is implemented primarily
using DWM elements augmented with CMOS logic where
appropriate. The compute array of RNNFast is organized as
a pool of highly reconfigurable and tightly interconnected
tile groups. The Configuration Memory holds the runtime
configuration settings for the chip. RNNFast is optimized to
deliver low latency without batching, and it is also efficient
for batch workloads. Multiple inputs could be pipelined very
efficiently for multilayer networks.
3.1 Compute Tiles
Tile groups are composed of multiple compute tiles, inter-
connected with their nearest horizontal and vertical neighbors
through racetrack memories. Figure 4 shows the tile design
and layout. Each compute tile consists of multiple LSTM
hardware units that share a single input and a single output
racetrack. The results of the computation within each tile are
written directly onto the input track of the tile belonging to the
next layer in the network. Tile groups are connected to each
other through traditional wired interconnection networks.
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Figure 4: Compute tile layout, internal design and interconnection through
racetrack chains.
3.1.1 Inter-tile Communication
RNNs are typically fully connected networks requiring all
inputs to be delivered to all the neurons in a given layer. The
high degree of connectivity that has to be supported by the
hardware can lead to substantial energy and area overheads
when traditional wired interconnects are used. To address
this challenge we leverage the shifting mechanism of DWM
racetracks for communication both within and across tiles.
Within a tile (Figure 4), inputs are read sequentially from
the tile’s input racetrack and broadcast to all LSTM units
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across a locally-shared bus. Each read is followed by a shift
of the input track to align the next input element with the
read head. In addition to the tile-local broadcast, each input
is also sent to the neighboring tile on the left for addition
to its input track. We call this process "chaining". Chains
are essentially circular buffers that circulate all inputs to all
tiles that are mapped to the same layer of the NN. Chains of
different lengths can be configured depending on the number
of neurons in each layer of the network. Racetracks are
connected through MUXs (Figure 4) that enable different
chain lengths. A variable number of tracks can be included
in a chain by simply setting the right most track MUX to 0
and the rest to 1.
3.2 LSTM Units
Each tile consists of multiple LSTM compute units (64 in
our design). A logical neuron can be mapped to one or more
LSTM compute units depending on the number of weights
it requires. RNNFast is a weight-stationary design, which
means weights are locally stored inside the compute units.
We expect a 1-to-1 mapping between logical neurons and
hardware LSTM units for most networks. However, for large
networks multiple LSTM units are combined to store all the
weights corresponding to single neurons. For simpler Vanilla
neurons, LSTM units can be split between multiple neurons.
The architecture of an LSTM cell is shown in Figure 5.
3.2.1 Processing Elements
The LSTM cell is further subdivided into multiple process-
ing elements (PEs) 1 . Per equations (1) – (5), each input
Xt is multiplied with four different sets of weights. A single
PE can only be assigned to one of the weight sets (known
as gates). However, an LSTM cell gate can be mapped to
one or more PEs across LSTM units depending on its storage
requirements and input/output fanout. PEs have racetrack-
based storage for weights and racetrack-based compute units.
Each PE unit holds a set of weights and performs the dot
product on the corresponding subset of inputs. Each PE only
consumes inputs corresponding to the weights it stores. Each
input to a PE is multiplied by its weight and accumulated with
the result of the previous multiplication 2 . Each PE stores
the result of the accumulation in its own output racetrack.
PEs include multiply accumulator (MAC) engines for per-
forming matrix multiplication. The MAC engine is composed
of 256+16 DWM based full adders. The MAC unit is deeply
pipelined into 48 stages and the latency of each stage is 2
clock cycles which result in total 96 cycles. New input can
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Figure 6: Mapping of inputs and weights to racetracks.
feed in to pipeline every two cycles.
To improve performance, these dot product operations are
performed in parallel using two different MAC engines, one
for input Xt and one for feedback input ht−1. having 4 PEs
per LSTM units makes the design very flexible to different
variants of RNNs (see Section 3.4). Each PE is capable of
doing multiplication for the recurrent and input paths and
accumulate the results independently. Hence PEs can handle
simple RNN neurons independently.
3.2.2 Input and Weight Mapping
The inputs and weights assignment to racetracks is a trade-
off between access latency and hardware overhead. In RN-
NFast, inputs are spread across multiple racetracks with 1
bit per track. This allows an entire input word to be read in
a single cycle, as the top half of Figure 6 illustrates. Error
detection bits are also included in the tracks and their role
will be detailed in Section 4.
Unlike inputs, which move from track to track along the
chain, weights are stationary at PE level and are reused mul-
tiple times. This means that after scanning all weights, the
tracks need to be returned to the initial weight. To minimize
the number of shifts, weight values are distributed both within
and across multiple racetracks. Weight racetracks are provi-
sioned with multiple read/write heads (5 in our design). Data
layout is such that all read heads across all tracks can access
all the bits of a single weight simultaneously. The bottom of
Figure 6 illustrates this layout. Weight W0 (red) is currently
aligned with the read heads. A single-position shift to the left
will align the next weight W1 (blue) with all the read heads.
3.2.3 Result Aggregation
If more than one LSTM unit is mapped to a neuron the
partial results of the individual LSTMs have to be combined
to form the neuron’s output. Aggregation units 3 in each
LSTM are used to sum up partial results in that LSTM block.
In addition, the aggregation units apply the sigmoid and tanh
functions and perform the multiplication and accumulation
operations in order to generate the final output of the cell.
For cases in which neurons span multiple LSTM blocks,
aggregation units in those blocks are linked to produce the
final result. This is achieved by collecting all the partial
results computed by each LSTM unit mapped to the same
neuron to a single aggregation unit. Aggregation units are
also chained through adjacent LSTM units. Each aggregation
Counter
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Figure 7: DW based implementation of sigmoid/tanh.
unit sends out its final result to the adjacent aggregation unit
to its left. The adjacent unit will use the incoming result
to either accumulate or bypass it to the next unit (Figure
5- 3 ). Even-indexed aggregation units consume and odd-
indexed aggregation units forward the incoming result. The
leftmost LSTM in a neuron will be responsible for the final
aggregation and will apply the sigmoid and tanh. Aggregation
time is a logarithmic function in the number of LSTM cells
mapped to a single neuron.
The design tradeoff for LSTM units is driven by the need
to support networks both large and small. If LSTM units and
PEs are too large, storage space will be wasted when small
networks are mapped. If they are too small, large networks
will require several LSTM units per neuron, increasing the
aggregation time.
3.3 Nonlinear Functions
RNNFast uses hardware acceleration for the sigmoid and
tanh nonlinear functions. The hardware is included in each
Aggregation Unit (Figure 5). We propose an area efficient
approximate logic function-based unit implemented using
DWM for the nonlinear functions. The approximation has
been proposed by prior work [48] as an alternative to the
standard sigmoid follows Equation 6:
σ(z) =

1
2+
zˆ
4
2|(z)| i f z < 0
1−σ(−z) i f z > 0
(6)
This approximation has the advantage of being easier to im-
plement in hardware. As Equation 6 shows, the hardware has
to support division by 2n numbers. This can be implemented
using shift operations which are a feature of racetrack mem-
ories. The tanh approximation function can be computed
from the sigmoid function through two multiplications and a
subtraction. Note that zˆ = z+ | (z) |, where (z) is the integer
part of z.
Figure 7 shows our DWM-based implementation of the
sigmoid approximation. Sigmoid for a negative value will
be computed as follows: a) the output integer part is initial-
ized with binary ’1’; b) two right shifts are performed to
compute zˆ/4; c) +1/2 is applied to the result; d) final result
is shifted right 2|(z)| times. For a positive number two sub-
traction steps are added in the beginning and end of above
steps. To compute the tanh approximation, a right shift (2×z)
and a subtraction will be applied in the first and last steps
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respectively. This design is very area and energy efficient
utilizing only a 16 bit racetrack memory, along with some
simple subtraction and counting logic. Section 6 evaluates the
relative merits of the approximate designs regarding LUTs.
3.4 RNNFast Mapping and Configuration
The RNNFast hardware can be configured to implement
different network sizes and topologies. Moreover, multiple
distinct neural networks can be mapped to the same chip.
Outputs from one network can be delivered directly to the
following network or stored in the on-chip memory for fur-
ther processing, if needed. Figure 8 illustrates an example of
four networks A, B, C and D mapped to two tile groups. Tile
groups are connected through a wired interconnect. The race-
track chains for each row of tiles have additional read/write
heads to provide access to the inter-tile network.
Multilayer networks span multiple rows with different lay-
ers mapped to consecutive rows. Tile groups are designed
with wide rows to accommodate most network sizes (e.g.
Nets A and C). However, when a network layer cannot fit in
a single row, RNNFast supports splitting it across tile groups
(e.g. Nets B and D). This is achieved by extending the in-
put/output racetrack chains to neighboring tile groups using
the inter-tile interconnect. We chose to split layers across
tile groups (as opposed to within a tile group) in order to
allow consecutive network layers to continue to be mapped
to adjacent rows, preserving inter-layer communication.
One important design constraint was to enable the exten-
sion of the racetrack chains across tile groups without adding
to the track chain shift latency. This is accomplished by im-
plementing a look-ahead read port at the end of the track
that reads inputs several cycles ahead of the end of the track,
as illustrated for Net D in Figure 8. This allows the input
to reach the destination row in the neighboring tile through
the higher latency interconnect by the time the same input
reaches the end of the source track.
Although RNNFast is designed for the more demanding
LSTM design, it is also compatible with LSTM variants like
Gated Recurrent Unit (GRU) and Vanilla which need lower
compute resources. Unlike LSTM, the GRU unit does not
use a memory element to control the flow of information
and are useful when input sequences are not very long. Fig-
ure 9 shows how a GRU cell can be mapped to a RNNFast
LSTM unit. The shaded areas represent unutilized compo-
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Figure 9: LSTM vs GRU cell configuration on RNNFast
nents. GRU utilizes 75% of the resources of MACs. The
GRU has only two gates computed by two full active PE
and hidden state computation by two half-active PEs. In
half active PEs only a single MAC unit is active. Inactive
Nonlinear function units only bypass their input to output.
Simple multiplexers are used to tailor the data flow to the
LSTM or GRU. Simpler RNNs like Vanilla, only utilize a
single PE per neuron and do not need further computations
in the aggregation unit. As a result, RNNFast can map four
Vanilla neurons in each LSTM unit. The reconfiguration is
performed similarly to an FPGA, with configuration signals
that drive MUXs, the racetrack chain length, aggregation unit
bypass and power gate inactive units. The values for these
configuration signals are stored in configuration memory.
The RNNFast configuration is programmed through con-
figuration registers that control input assignment at PE level,
input track chaining, result aggregation setup, etc. A configu-
ration file with the LSTM network(s) specifications is loaded
into the device driver of the accelerator and propagated to the
appropriate registers.
4. ERROR MITIGATION DESIGN
4.1 DWM Position Errors
As detailed in Section 2.2, "out-of-step" shift errors (in
which the wrong bit is aligned with the read/write heads)
are a significant reliability challenge for DWM. We focus on
single-bit overshift errors which are expected to occur with
a probability of 10−5 [43], which is quite high. We used
Pytorch [49] to inject error in weights for both im2txt and
seq2seq models.
While prior work [21] has shown that neural networks
are quite resilient to errors, we find that error rates on the
order of DWM overshift errors can degrade output accuracy
substantially. Figure 10 shows the accuracy of the output for
two benchmarks, measured by the BLEU metric [50], relative
to an error-free baseline. We inject single-bit overshift errors
in different DWM components of RNNFast: the racetrack
chains used to hold inputs and outputs for each NN layer, the
weights associated with all PEs, the DWM components of
the logic functions (MAC units and the nonlinear functions).
Shift errors are modeled as a uniform distribution with an
overshift probability of 4.55×10−5 [43].
Figure 10 shows that when errors are injected only in the
logic, the drop in output accuracy is very low: <1% for
im2txt and 3% for seq2seq, two of the benchmarks we run.
This is because overshift off-by-one errors in the MAC and
nonlinear functions tend to produce results that are relatively
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Figure 11: Output accuracy (BLEU metric) relative to the error-free RNNFast
baseline for integer and fraction parts.
close to the correct value. As a result, the accuracy of the
output is very high. However, when errors are injected into
the input chains and the weight arrays, the output accuracy
drops dramatically to between 10% and 35% of the original.
When errors are injected uniformly in all DWM tracks, the
output accuracy drops below 5% for im2txt and below 10%
for seq2seq, meaning that the results are essentially useless.
This data highlights that mitigation solutions for errors in the
inputs as well as weights are essential.
To better understand which errors have the worst effect on
output quality, we selectively inject errors into different bits
of data words. RNNFast uses 2’s complement fixed point
representation for both inputs and weights. We inject errors
separately into the integer and the fraction portions of the
word. Figure 11 shows the results of this experiment. When
errors are injected only in the fraction, the drop in accuracy
is less than 3% for both inputs and weights in im2txt. For
seq2seq the accuracy degradation is worse when errors are
injected in the weights compared to inputs, but overall output
quality is still reasonably high.
Injecting errors with the same probability in the integer
portion of the data words has a much more dramatic effect,
leading to a drop in output accuracy of between 35% and
10%. The large effect is due to the fact that in these work-
loads both inputs and weights are represented with small
fractional numbers. A single bit flip of the integer fraction
can turn a small number into a much larger value, which has
a disproportionate effect on the rest of the network.
4.2 RNNFast Error Mitigation
RNNFast addresses overshit errors by implementing an
efficient error mitigation mechanism that considers the sen-
sitivity of RNN workload to errors that result in very large
values. We implement different error detection and mitiga-
tion mechanisms for input/output racetrack chains and for
weight arrays. Our EDC solution is optimized for RNNFast.
RNNFast uses shift-read/write cycles for accessing weights
and inputs instead of random numbers of consecutive shifts,
as is the case in random memory implementations of DWM.
We take advantage of this characteristic to implement a more
efficient SEDSEC design that has lower area overhead, re-
quires fewer extra domains and access ports compared to
prior EDC solutions such as [43].
4.2.1 Input Errors
In order to detect overshit errors in the input tracks, we
append a 3-bit pattern to the left side of each track, as shown
in the example in Figure 12. The figure shows a single track
that stores bit n for multiple inputs I1 − I7. In the initial
state the Error Detection Code (EDC) "101" is stored in the
leftmost bits of the track. Input I1 is read in the current cycle.
At time t1 the track is shifted left by 1 to access the next input.
If the shift is correct, the leading (check) bit should be a "1".
Input I2 is read and sent to the LSTM units. A new EDC code
is written at cycle t3 in the first three bits of the track using
three parallel write ports. Note that updating the EDC does
not introduce any time overhead since a write cycle already
exists following each read to allow data to be written into the
next track in the chain.
At cycle t4 we show an overshift error. The track has
incorrectly shifted left 2 positions instead of 1. This means
that I3 (instead of I2) is now aligned with the read head. The
check bit is now "0" indicating a shift error. To recover from
this error we use an additional read head to also read I2. The
outputs of the two read heads are connected to a multiplexer.
The check bit value selects the multiplexer output (shown in
blue in Figure 12). A "1" selects the error-free output and
a "0" selects the overshifted output. A similar mechanism
selects the correct location for writing the input coming from
the previous track in the chain. If an overshift error occurs,
the write location is also shifted to the left, as the right hand
side of Figure 12 shows.
At t6 the EDC code is again updated. Following an over-
shift error the shift controller will not issue a shift command
for the following cycle (t7) since the track is already properly
aligned to access the next input (I4) during that cycle. Note
that, since individual words are stored across multiple tracks
to enable single-cycle access, an overshift error will affect
all inputs that share that track (up to 60 in our design). It is
therefore important to detect and correct these errors.
4.2.2 Errors in Weight Arrays
A similar mechanism is deployed to detect and mitigate
errors in weight arrays associated with each PE. However,
because the access timing to the weights array is more critical
and weights are stored in a more compact representation, the
detection and mitigation steps are implemented differently.
Unlike the input racetrack chain, access to the weight arrays
does not require a write cycle, so an update to EDC code is
not feasible. We instead store a fixed EDC pattern of "01010"
at the rightmost edge of the weight tracks as shown in Figure
13. Error detection logic detects an overshift error when the
current EDC bit does not match the expected value. For
instance, in the initial state, the read heads are aligned with
bits from weight W0 and the error detection logic expects to
read "0" from the EDC. Note that weights are interleaved
both within and across racetracks such that all read heads
across all tracks can access all the bits of a single weight
simultaneously.
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chains.
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Figure 13: Mitigation mechanism for overshift errors in the weight track
chains.
At time t1 a correct shift takes place and W1 can be read.
At time t2 an overshift error occurs and weight W3 is read
instead of W2. A recovery mechanism similar to the one for
inputs could be employed. This would require doubling the
number of read heads in each track and extra logic. Since
weight storage in RNNFast is substantial, the overhead would
be nontrivial. We can, however, avoid this extra overhead
by leveraging the observation that replacing the incorrect
weight with "zero" yields very little loss in output accuracy
compared to error-free execution. This is in contrast with
using the erroneous weight, which can be a large value. The
following cycle at t3, the shift controller will not shift because
the track is already aligned for accessing the next weight.
5. EVALUATION METHODOLOGY
5.1 RNNFast Modeling Infrastructure
We implemented a detailed behavioral model to evaluate
performance, chip area and energy consumption of the RNN-
Fast design. A cycle-level model that accounts for the latency
of each component in the design is used for the timing simu-
lation. The simulated hardware is configured for each neural
network in our benchmark set, by enabling the appropriate
number of hardware tiles, LSTMs and PEs. Since all LSTM
units execute independently and in parallel, only a single
LSTM per tile is simulated to speed up simulation time. For
the energy evaluation, the number of reads, writes, shifts
as well as decoder, Adder/Multiplier and LUT accesses are
counted for all the units in the design.
To understand the energy consumption, shift and write
latency of the Domain Wall Memory (DWM), an electrical
model is necessary. A Verilog-A based SPICE model for
DWM from [51, 52, 53] was simulated on Cadence Virtuoso.
The DWM model estimates the effective resistance as a func-
tion of the length of the track and uses width and thickness
of the strip to calculate current density and position shift. A
Cadence component was created for the DWM model and a
test-bench was setup to stimulate the device. A sensitivity
analysis was conducted to study the effect of track length on
shift latency and energy. Table 1 shows the characteristics of
the DWM we model and also lists the architectural param-
eters for RNNFast and power/area breakdown for different
components.
DWM properties
racetrack width/length/thickness 1F / 64F / 3nm domain length 1F
number of bits per track 64 Effective cell size 2.56F2
read/shift/write latency 1ns / 0.5ns / 0.5ns Technology node 32nm
read/shift/write energy 0.39pJ / 0.24pJ / 9.6fJ
Tile properties
Component Configuration Specification Power(mW) area(µm2)
Input buffer 1 track/tile 16 stripes/track 2.59 2.68
with EDC 64 cell/stripe
LSTM unit 64 per tile 4 PEs/LSTM 9.74 2046
1 Aggre./LSTM
Total tile 256 PEs 626 0.130mm2
64 Aggre. Unit
PE properties
MAC 2/PE 272 Adder
2.43 422Weight array 2 track/PE 205 stripes/track
with EDC 64 cell/stripe
Aggregation Unit properties
Accumulator 4/LSTM -
0.004 356Multiplier 2/LSTM -sigmoid 3/LSTM Approx. nonlinear func. design
tanh 2/LSTM Approx. nonlinear func. design
On-chip DW Memory
Size: 128MB, 4R/W ports, Area: 6.2mm2, Acc. Eng.: 0.89nJ, Acc. lat.: 1.69ns, Leakage 24.3mW
Table 1: Racetrack memory and RNNFast design parameters with associated
power and area overheads.
5.1.1 RNNFast Design Variations
We compare our design with two alternative RNNFast ar-
chitectures that uses CMOS and Memristor technologies. We
call them RNNFast-CMOS and RNNFast-Me respectively.
For RNNFast-CMOS, we used SRAM buffers for both LSTM
inputs and weight storage within PEs. MAC units are also
implemented with fully CMOS logic. We used SRAM based
LUT for nonlinear functions. Input SRAM buffers are also
chained like racetrack memories in order to deliver all in-
puts to all LSTM units. We also compared RNNFast with
an ISAAC-like [16] design for RNN that stores inputs in
eDRAM and is entirely CMOS and memristor-based. This is
a state-of-the art solution for accelerating dot products.
More over we also used ISAAC crossbar design on top of
the RNNFast called RNNFast-Me. RNNFast-Me architecture
uses 128x128 2-bit memristor crossbars similar to the ISAAC
in for the dot product engine. RNNFast-Me leverages the
architecture elements of RNNFast, with the exception of the
memristor crossbar. In order to fit the memristor crossbar to
RNNFast for fair comparison, we change the input data lay-
out. The compute capacity of the crossbar has to be factored
in the RNNFast-Me design. First, Each memristor dot prod-
8
uct engine is capable of 128×16 multiplications in parallel
(128 inputs by 16 weights). In an LSTM neuron each input
is multiplied by 4 different weights as discussed in section
2. Thus, each Memristor dot product engine can handle 4
neurons, making each LSTM in RNNFast-Me computation-
ally equivalent to 4 LSTMs in RNNFast. Second, mermirstor
crossbar performs on each bit of multiple inputs in each cycle
while the RNNFast design perfome on whole input bit in each
cycle. for leveraging the memrisor crossbar performance we
changed the input DWM layout in order to store each input
in a different racetrack. Therefore, at each cycle single bit of
128 input would be accessible.
5.2 Benchmarks
We used LSTM-based RNN workloads from the Deep-
bench [54] open source benchmark suite for DNNs, released
by Baidu. For our experiments we used:
Bench. Platform Precision Layers× Time- DescriptionNeurons step
im2txt DeepBench 16 bit 1×512 11 image caption
seq2seq DeepBench 16 bit 3×1024 15 language translation
1×512
mach-tran DeepBench 16 bit 1×1024 25 Machine translation
1×2048
lang-mod DeepBench 16 bit 1×1536 50 language modeling
D-Speech DeepBench 16 bit 1×2816 1500 Deep Speech
Table 2: Summary of the benchmarks evaluated.
Image Caption Generator: This benchmark is based on the
“Show and Tell” Model [55], which is an encoder-decoder
type neural network. The decoder is an LSTM RNN that
generates captions from a fixed-length vector input.
Sequence-to-Sequence Model: This benchmark is based
on the RNN encoder-decoder model by Cho et al. [56], which
performs language translation. The encoder and decoder are
3-layer LSTM networks. Machine Translation: also based
on the RNN encoder-decoder model by Cho et al. [56].
Language Modeling: a probability distribution over se-
quences of words. It is used in speech recognition, sentiment
analysis, information retrieval and other applications [57].
Deep Speech: a Speech-To-Text engine that uses a model
trained by machine learning techniques, based on Baidu’s
Deep Speech research [58].
All benchmarks are run using 16-bit precision arithmetic
on both RNNFast and the P100 GPU.
5.3 GPU Baseline
We choose as a baseline system for evaluation a state-of-
the art GPGPU optimized for machine learning: the NVIDIA
Tesla P100 (Pascal architecture) with 16GB of CoWoS-HBM2
memory. All benchmarks use the DNN-optimized cuDNN
NVIDIA libraries version 7 [59], which delivers roughly 6×
performance improvement relative to a standard GPU imple-
mentation for LSTM on Torch [60].
We measure runtime of the forward passes through the
LSTM layers using instrumentation in Deepbench. We mea-
sure power consumption using the NVIDIA SMI profiler.
Since the SMI provides total board power, in order to isolate
the active power of the GPU we subtract power measured
at GPU idle. Since the board components are less energy
proportional with activity compared to the GPU, they will
account for most of the idle power.
6. EVALUATION
We evaluate the RNNFast performance and energy con-
sumption and area compared to the NVIDIA GPU, the CMOS-
based and the Memristor-based RNNFast design. We evaluate
the reliability of the RNNFast error mitigation. We show an
area utilization estimate for different benchmarks. We also
include a high-level comparison to other RNN accelerators.
6.1 Performance Improvement
Figure 14 shows the execution time speedup for RNNFast,
RNNFast-CMOS, RNNFast-Me and ISAAC-RNN relative to
the P100 GPU for the seven benchmarks we run. RNNFast
speedup relative to the GPU varies between 12× for im2txt
and 34.5× for D-speech, with an average speedup of 21.8×.
RNNFast speedups increase with the network size, demon-
strating the excellent scalability of the design. For instance, in
mach-trans we test three different network sizes ranging from
512 to 2048, We observe speedups increases from 15.4× to
29.3×. This is because the large number of threads required
to handle the larger network becomes a bottleneck even for
the GPU, whereas RNNFast scales much better.
RNNFast-Me and ISAAC-RNN also brings a substantial
speedup relative to the GPU ranging between 1.88× for
im2txt and 5.8× for D-speech. Although this is substan-
tial, it is more than 6.1× slower than the DWM RNNFast
implementation. This is primarily due to the higher latency
of the LSTM unit in RNNFast-Me, which is 7.3× higher
than a RNNFast LSTM unit. The higher latency is due to
the memristor array read latency (100ns) and overheads that
stem from the ADC/DAC components. However a single
memristpor array can handle up to 4 neurons which increases
the throughput. As a result, for the same number of PE
equivalents, RNNFast-Me is still fundamentally slower than
RNNFast. ISAAC-RNN shows slightly higher speedup than
RNNFast-Me as it uses CMOS adders in aggregation units
which are faster. As the main computation time contributor in
ISAAC-RNN is the crossbar design it does not show consid-
erable performance difference with RNNFast-Me. RNNFast-
CMOS design shows 2.1× speedup compared to RNNFast.
This is due to faster CMOS adders and random memory ac-
cess instead of the shift-based access in RNNFast. Figure
15 shows the energy consumption for RNNFast, RNNFast-
CMOS RNNFast-Me and ISAAC-RNN relative to the GPU
in log scale. RNNFast reduces energy consumption on av-
erage by 70×. This is due to a much faster execution time
achieved with about 1/3 the power of a GPU. The RNNFast-
CMOS design has 55% higher energy compared to RNNFast.
This is reaches a 100% increase for D-speech due to higher
resource demand, which increases the leakage energy for
both compute and memory logic in CMOS. This causes the
CMOS design to reach its maximum TDP for smaller net-
works. ISAAC-RNN has slightly higher energy usage than
RNNFast-Me due to its leaky eDRAM buffers and CMOS
logic.
RNNFast offers a much more scalable design relative to a
GPU due to its modular design and very high storage density
of DWM. Figure 17 shows the log scale of execution time for
the mach-tran benchmark as a function of problem (neural
network) size ranging from 128 nodes to 16K nodes per layer
in a single-layer configuration. For problem sizes larger then
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GPU execution.
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Figure 16: Storage saving and performance degra-
dation for different network sizes for Approx.
Function-based sigmoid design relative to LUT.
16K, the GPU runs fail because the device runs out of memory.
The GPU execution time exhibits a super-linear increase in
execution time with problem size due to memory pressure.
RNNFast is consistently faster than the GPU in the range of
13.9× (0.5K) to 156× (16K) and also scales better to very
large problem sizes of 16K nodes and beyond. RNNFast-Me
scales similarly to RNNFast but it is also 6.2× slower that
RNNFast on average for mach-tran. RNNFast-CMOS shows
almost 2× speedup that RNNFast but it faces main energy
and area challenges as discussed. Figure 18 shows a similar
trend for im2txt. The GPU shows good performance up to
0.5K, but run time increases exponentially beyond that.
6.2 Error Mitigation
We also evaluate RNNFast resilience to position errors.
Figure 19 shows the accuracy of the output as evaluated by
the BLEU metric [50], as a function of the probability of
position errors. We can see that for a relatively low proba-
bility of errors of 4.5×10−7 the output accuracy is virtually
unaffected. This is primarily due to the inherent robustness
of the RNN to errors. However, at higher errors rates the
output accuracy degrades substantially. In the region around
4.5×10−5 (highlighted region), which is the expected rate
for single bit position errors, the output accuracy drops to
45% for im2txt and 10% for seq2seq, an unacceptable perfor-
mance for most applications. When RNNFast error mitigation
is enabled the drop in output accuracy is less than 2%.
The RNNFast error mitigation produces outputs with less
than 5% accuracy loss even for much higher error rates of
10−3 or around 20% accuracy loss for 10−2. This shows that
RNNFast EDC is robust to much higher error rates than what
is expected for DWM technology.
It is also worth highlighting the fact that error mitigation
incurs no performance penalty even when errors are detected.
Correction or mitigation are performed without stalling the
execution pipeline. This is an important design consideration
because of the highly synchronized nature of the design. A
single stall to correct an error would result in lost cycles for
thousands of functional units.
6.3 Nonlinear Function Hardware
We evaluate two designs for the nonlinear function hard-
ware: a LUT-based implementation, and an approximate logic
function-based unit. The function-based implementation is
area efficient since it does not require as much storage as
the LUT-based design. However the computation required,
albeit simple, is slower than the simple lookup of the LUT
version. The activation functions are not a significant latency
bottleneck. However, at this scale we have thousands of such
units on chip which reducing their area adds up to real sav-
ings. Figure 16 shows the storage savings and performance
degradation of the function-based sigmoid/tanh relative to the
LUT design for multiple network sizes. The storage savings
diminish as the network size increases because the storage
space for the weights dominates. For large networks the stor-
age savings are about 4%, which represents >1GB of DWM
for a 16K network. As for the performance cost, it starts
at about 9%, but falls below 1% for larger networks. The
approximated nonlinear function does not result in loss of
accuracy as measured by the BLEU score.
6.4 RNNFast Parameter Tuning
We also conduct a sensitivity analysis on number of LSTM
units per tile. Figure 20 illustrates the tile input buffer energy
versus different number of LSTMs per tile for different net-
work size. As the number of LSTMs per tile increases, the
power/area overhead for the within tile bus increases super-
linearly. The minimum energy point is different depending
on the size of the network. The 64 LSTM units per tile
represents a reasonable compromise for medium-to-large net-
works. The maximum input race track size is also 64. Since
most networks have an equal number of inputs and LSTM
cells, having 64 LSTM units per tile makes the chaining in
the design very storage-efficient without any blank race track
cells. In the case of lower/higher number of LSTM units than
number of racetrack cells, we have to hire more tiles to map
a network (need more input racetracks to fit the data) while
some tiles will be partially underutilized.
6.5 Comparison to Other RNN Accelerators
The only prior work we are aware of on RNN accelerators
has focused on FPGA implementations [3, 5]. While a direct
comparison with those designs is difficult, we offer a qualita-
tive comparison based on their reported runtime and energy
numbers. We scale the RNNFast input sizes to the problem
sizes reported in those papers: 4.3 million Weights and 32
nodes for [3] and [5] respectively.
In the case of [3], RNNFast performance is 2 orders of
magnitude faster. Even though [3] reports energy for the
entire board so a direct comparison is unfair, RNNFast has
many orders of magnitude lower energy. The network used
in [5] is much smaller, at only 64 nodes. The relatively large
RNNFast chip is not very efficient for such small problem
sizes, but still achieves 4× lower energy and 4.7× faster.
Very recently Fowers et al. [61] introduced Brainwave, an
FPGA-based accelerator for RNN with no batching for real
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time AI. We show runtimes for a range of network sizes along-
side estimated energy consumption in the table 3.Brainwave
shows better performance for larger networks and poorer per-
formance for smaller networks as it is efficiently designed for
batch=1. Note that this is not an apples-to-apples comparison
to our design given that Brainwave uses 8 bit precision (vs
16 bit for RNNFast) and a 14nm techology node (vs. 32nm
for RNNFast). Even under these circumstances, RNNFast is
comparable in performance with less than half the energy of
Brainwave. The Google TPU is also capable of running RNN
FPGA Net size run time(ms) energy (µJ) RNNFast RNNFastDesign run time (ms) energy (µJ)
[3] 4.2M 390 7.65E6(Brd. Eng.) 3.45 7229
[5] 32 1.586E-3 0.8 3.32E-4 0.0419
[61] 256-2K 0.00283-0.00296 Est.: 3-233 0.00078-0.0044 1.68-103
Table 3: Energy and run time for three FPGA-based RNNs.
workloads efficiently. In [1] they report up to 8× better per-
formance for LSTM workloads compared to NVIDIA K80.
RNNFast is up to 260× faster than the newer NVIDIA P100
for workloads of similar size.
7. RELATED WORK
DNN Accelerators. Many customized accelerators for ma-
chines learning algorithms and DNNs have been proposed
recently [10, 11, 12, 13, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22].
The majority of this work focuses on improving the perfor-
mance of CNNs, exploring the potential for resources sharing,
leveraging emerging memory technologies, optimizing basic
operations, and developing domain specific methods.
Data sharing and sparsity in both the activations and weights
are explored to reduce the data movement and long latency
of DRAM accesses. ShiDianNao [13] explored the inher-
ent weight sharing and eliminated all DRAM accesses for
weights. EIE [14] used compression of the network model
to reduce the memory footprint and accelerate real-time net-
works in which batching cannot be employed to improve data
re-use. Eyeriss [15] explored local data reuse of filter weights
and activations in high-dimensional convolutions in order to
minimize the energy of data movement.
Emerging memory technologies and in-memory process-
ing have been leveraged for CNN designs to address memory
latency limitations and to implement custom logic. For in-
stance, ISAAC [16] presents a CNN architecture that imple-
ments a fast and energy efficient analog dot-product engine
using memristor-based crossbars. PRIME [17] combined
processor-in-memory architecture and ReRAM-based neu-
ral network computation. The crossbar array structure in
ReRAM can be used to perform matrix-vector multiplication
as well as regular memory to increase memory space. Neu-
rocube [18] proposed a programmable and scalable digital
neuromorphic architecture based on 3D high-density memory
integrated with a logic tier for efficient neural computing.
The design in [62] also used ReRAM cross bar for RNN
acceleration for a case of human activity detection with small
network size of 100 and simple vanilla RNN. CNV [19] ac-
celerates DNNs in hardware by eliminating a large fraction
of ineffectual zero-valued operand multiplications. It im-
proves the performance and energy using data-parallel units
and a co-designed data storage format without losing accu-
racy. RedEye [20] reduces analog readout and computational
burden by moving convolutional processing into an image
sensor’s domain. Minerva [21] automates the co-design flow
by optimizing across the algorithm, architecture and circuit
levels. Cambricon [22] propose a novel domain-specific In-
struction Set Architecture (ISA) for neural network accelera-
tors. PuDianNao [12] focuses on a range of popular machine
learning algorithms. However all these optimizations are
CNNs/DNNs specific.
Brainwave [61] proposed a single threaded SIMD architec-
ture for CNN/RNN. It expands the compound SIMD opera-
tions into thousands fixed vector size operations which form
primitives that are fanned out to compute units. These paral-
lelized vector operations that are mapped to one-dimensional
flat functional units, connected in a way that allows vectors
to flow through the pipeline without any bubbles.
8. CONCLUSION
The unprecedented growth of available data is accelerating
the adoption of deep learning across a wide range of applica-
tions including speech recognition, machine translation, and
language modeling. In this study, we propose RNNFast, a
novel accelerator tuned for recurrent neural networks. Our
approach demonstrates that using domain wall memory is not
11
only feasible, but also very efficient. We compare our design
with a state-of-the-art P100 NVIDIA GPU and find 21.8×
better performance with 70× lower energy.
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